A few-layer palladium diselenide (PdSe2) field effect transistor is studied under external stimuli such as electrical and optical fields, electron irradiation and gas pressure. We observe ambipolar conduction and hysteresis in the transfer curves of the PdSe2 material unprotected and asexfoliated. We tune the ambipolar conduction and its hysteretic behavior in the air and pure nitrogen environments. The prevailing p-type transport observed at room pressure is reversibly turned into a dominant n-type conduction by reducing the pressure, which can simultaneously suppress the hysteresis. The pressure control can be exploited to symmetrize and stabilize the transfer characteristic of the device as required in high-performance logic circuits. The transistor is immune from short channel effects but is affected by trap states with characteristic 2 times in the order of minutes. The channel conductance, dramatically reduced by the electron irradiation during scanning electron microscope imaging, is restored after several minutes anneal at room temperature. The work paves the way toward the exploitation of PdSe2 in electronic devices by providing an experiment-based and deeper understanding of charge transport in PdSe2 transistors subjected to electrical stress and other external agents.
Introduction
The relentless search for new two-dimensional (2D) layered materials [1] [2] [3] [4] [5] [6] beyond graphene [7] [8] [9] [10] [11] has lately identified palladium diselenide (PdSe2) as a new promising candidate for nextgeneration electronic and optoelectronic applications. [12, 13] PdSe2 is the first discovered noble transition-metal dichalcogenide (TMDC) with 2D pentagonal structure. [14] Monolayer PdSe2 has a puckered configuration with the Pd atoms in the middle covalently bonded to four Se atoms, two of which are located respectively in the top and in the bottom part ( Figure 1(a) ).
Two neighboring Se atoms in the puckered morphology form a covalent Se−Se bond with ∼1.6
Å puckering distance. [14] Compared to other TMDCs, [15] [16] [17] [18] [19] [20] PdSe2 has a higher stability in air and is an indirect semiconductor with bandgap from 1.3 eV for the monolayer to 100 meV or less for the bulk. [12] Such a high bandgap tunability is one of the most remarkable properties of PdSe2 that has no equals in other 2D semiconducting materials. This important peculiarity of PdSe2 could enhance its light absorption capability. [21] The practical application of PdSe2 can be further diversified by the strong spin-orbit coupling and the tunable topological quantum phase transitions, [22, 23] as well as by the induced ferromagnetism with Curie temperature beyond room temperature. [24, 25] Hence, 2D pentagonal PdSe2 is very promising for the design of new functionalities in higher-performance electronic devices that combine the charge, spin, and other degrees of freedom resulting from the low symmetry.
The core of electronic devices applications depends on the transfer characteristics of PdSe2-based field effect transistors (FETs), in which PdSe2 offers ambipolar behavior, good on/off ratio and high electron and hole mobility. An hysteresis usually occurs in the ambipolar transfer curve of as-fabricated PdSe2 FETs, [26] which is claimed to be caused by process residues and absorbates, but can be reduced by vacuum annealing. Hysteresis has been reported in FETs based on nanotubes, [27, 28] graphene [29, 30] and TMDCs. [31] In general, the charge transfer, charge trapping or charge polarization are proposed to interpret this phenomenon. However, these mechanisms are still under debate. For example, in the MoS2-based field effect transistors, charge traps may arise from the trapping center at MoS2/SiO2 interface, [32, 33] absorbates on the MoS2 channel, [34, 35] or intrinsic sulfur vacancies or other defects. [31, 36, 37] It is highly desirable to have a comprehensive understanding of the hysteresis and to achieve a good control of the phenomenon, so that it can be either eliminated from transfer curves to avoid threshold voltage instability or conveniently exploited, for instance, into memory devices. [38] [39] [40] It has also been found that the semiconducting phase of few-layer PdSe2 can be changed to a semimetallic phase with an out-of-plane electric field. [14, 26] Similarly, pressure can be used to mechanically tune lattice constant of PdSe2 to achieve the modulation of interlayer coupling and electronic band structures. [41, 42] When the pressure exceeds 3 GPa semiconducting to metal phase transition occurs in single crystal PdSe2. Further increase in the pressure over 6 GPa transfers the structural phase of PdSe2 to the pyrite phase, where the superconductivity emerges with critical temperature rapidly increasing in correlation with a weakening of the Se-Se bonds. [41, 42] Combining pressure and electric field control results in mechanical and electrostatic tuning of the crystalline structural and electronic properties and enables tunable bipolar behavior and hysteresis. This can make PdSe2 suitable for potential applications in nanoelectromechanical devices and future complementary logic electronics.
In this paper, we exfoliate bulk crystals and fabricate back-gate field effect transistors to investigate several transport properties in few-layer PdSe2 under external stimuli such as electrical and optical field, electron irradiation, gas exposure, and so forth. We present the transistor electrical characterization, with focus on the effects of the drain and gate voltage stress. We show that unprotected and as-fabricated PdSe2 devices with Ti contacts exhibit ambipolar conduction with electron (hole) mobility up to 4 (3) cm 2 V -1 s -1 , although measured a few months after the production. We study the gate hysteresis and the trap dynamics and show how the exposure to electron beam irradiation, usually performed for imaging purposes, can have a temporary dramatic effect on the device performance. Importantly, we show that the control of pressure in air or pure-nitrogen ambient is a good knob to balance between the electron or hole conduction and to suppress the hysteresis. Hence, it can be used to set the symmetry of the transfer characteristics and to stabilize the device. These unexplored and important features of the electric transport in PdSe2 in our work are essential for the practical exploitation of this new material.
Results and discussion
A scanning electron microscope (SEM) top-view of the device and its schematic cross-section are shown in Figures 1(b) and its inset. The atomic force microscope (AFM) image in Figure   1 (c) reveals a thickness of 15 nm for the exfoliated flake, which corresponds to about 25 layers. [14] The energy dispersive X-ray spectrum and the X-ray diffraction pattern in Figures 1(d) and 1(e), respectively, indicate a Pd:Se atomic ratio close to 1:2 and a low-defect crystalline structure. The Raman spectrum of the flake (Figure 1 (f)) displays five main distinct peaks slightly shifted with respect to theoretical peaks of bulk PdSe2, consistent with the estimated number of layers. [14, 21, 26] The electrical characterization of the PdSe2 transistor is summarized in Figure 2 Differently from similar FETs based on TMDCs like MoS2 [33, 43] or WSe2, [16, 18] the PdSe2 transistor exhibits a clear ambipolar behavior with a slight electron-hole asymmetry, and prevailing n-type conduction in high vacuum. The behavior mimics that observed in graphene transistors, [44] [45] [46] [47] [48] with a minimum conduction point ( , ) , separating the n-type conduction (for > ) from the p-type one (for < ) . The minimum point is affected by the biasing history and is different during the reverse and forward sweeps. A prevailing n-type behavior and a wide hysteresis between the two sweeps are also evident in the transfer characteristic. In the linear region, the FET drain-source current can be expressed as
where W and L are the channel width and length, is the field effect mobility,
2 is the capacitance per unit area of the 300 nm SiO2 gate dielectric, ℎ is the threshold voltage and ≥ 1 is a dimensionless parameter which accounts for a possible -dependence of the mobility. [31, 49, 50] According to Eq. (1), when the − curve is linear, = 1, and the mobility can be obtained as In two-probe measurements, can be negatively affected by a high contact resistance . [18, 51] However, the effect of can be taken into account by replacing with − in Eq.
(1). Assuming that the contact resistance is independent of , as corroborated by the preserved linearity of the output curves with increasing , it can be easily shown [52] that
Eq. (3) is used to extract the mobility, deduced by the effect of the contact resistance, from the fit of the √ vs plot shown in Figure 2( [26] and hole mobilities (up to ~20 cm 2 V -1 s -1 ) [14] have been achieved in few-layer PdSe2 transistors, values comparable to those here quoted have been reported for PdSe2 ultra-thin films of similar thicknesses. Indeed, the mobility decreases rapidly with the number of layers after reaching a peak at 7-10 layers, a behavior found also in other puckered materials such as phosphorene. [14, 53] We note also that the mobility is here measured on a device without any channel material treatment or optimization, and its enhancement with further device engineering can realistically be envisioned.
The effect of the drain bias on is studied in Figures 2(d)-(f) . The increasing results in a growing current without an appreciable effect on the transistor conductance ( = ), as displayed in Figure 2 (e). This observation confirms the immunity of the device from short channel effects like the drain-induced barrier lowering, within the explored range. More importantly, does not affect , neither for the reverse nor for the forward sweep ( Figure   2 (f)), implying a negligible effect of the drain bias also on the transistor hysteresis. As the hysteresis is due to charge trapping in localized trap states, [27, 31, 34, [54] [55] [56] [57] this finding excludes the trapping modulation by lateral electric field at the interface with SiO2, recently reported for instance in back-gate MoS2 field-effect transistors.
[58] Figure 3 shows two important features of the gate-induced hysteresis. By quantifying the hysteresis though its width defined as the difference of the gate voltages corresponding to a current =50 nA, we observe that increases quadratically with the sweeping range, and is an exponentially-growing function ( − • − ) of the sweeping time. As already mentioned, the gate-induced hysteresis in FETs is caused by charge transfer from/to intrinsic and extrinsic trap states. Intrinsic traps correspond to PdSe2 crystal defects such as vacancies or grain boundaries, [59, 60] while extrinsic traps are related to adsorbates from the environmental exposure, such as H2O and O2 molecules, or to residues from the fabrication process. [31, 34, 61, 62] Water and oxygen, although identified as major contributors to the hysteresis of 2D-material FETs, [63, 64] are expected to be uninfluential in the measurements of Figure 3 because of their desorption after several-hour annealing in high vacuum. Then, traps at the PdSe2/SiO2 interface and intrinsic PdSe2 defects or border traps in SiO2 as well as mobile charge in the SiO2 layer are under the spot as possible cause of hysteresis. [65] [66] [67] The quadratic − behavior, common to graphene back-gate transistors, [29] excludes a dominant role of mobile-charge motion inside the SiO2 dielectric. In fact, the latter would make a weaker function of as the involved total charge would be almost constant during the sweep. The RC-exponential growth observed in as a function of the sweeping time, with a single time constant = RC ≈ 9 min, also diminishes the role of PdSe2/SiO2 interface traps, which are well-known fast states (in the milliseconds range), [68] and corroborates the hypothesis of slow trap states related to either PdSe2 or SiO2 defects. While the nature of intrinsic traps in PdSe2 (perhaps non the most important ones, considering the high crystallinity of the sample) is still unclear, the slow border traps in SiO2, are attributed to trivalent silicon dangling bonds or hydrogenic defects. [69] Using the RC time constant, we can make an estimation of the involved capacitance considering that R is the inverse of the transconductance, which is ~10 nS (Figures 2(c) ). This corresponds to a capacitance of ~5 µF, which is far higher than that of the gate oxide of the device, in the order of the pF, implying that the trap-related capacitance is the dominant one. The same conclusion can be reached considering the sub-threshold swing SS, The good stability and robustness of the device is reflected in the preservation of the current level and ambipolar behavior in the typical switching sequence displayed in Figure 3(d) .
Charge trapping at the PdSe2 defects and into the SiO2 topmost layers is also responsible for the device behavior under electron irradiation. The electron beam generates electron-hole pairs in both the channel layer and the underlying dielectric and promotes the formation of defects. [43, 47, [70] [71] [72] We also checked the effect of optical irradiation but the device did not show any appreciable photoresponse, either in prevailing n-or p-mode. The control of the n-and p-type behavior, as well as of the hysteresis, is an important prerequisite for the transistor exploitation in practical circuits, with ambipolar symmetry, high on/off ratio and low hysteresis highly desirable for stable low-power logic applications. Here, we show that exposure to air or nitrogen offers an easy knob to balance between n-or p-type conduction and to reduce the hysteresis. Favored by chalcogen vacancies and due to their high electronegativity, adsorbed O2, N2 and H2O molecules capture electrons and induce a p-type doping in TMDC materials. [73] [74] [75] Indeed, Figure 5 (a) shows that increasing pressure by air in a time of a few minutes has a dramatic effect on the PdSe2 transistor. The increasing pressure gradually reduces the n-type conduction in favor of the p-type one and transforms the device from a prevailing n-type to a prevailing p-type transistor. In particular, the exposure to air for 10 min changes the transistor in a p-type depletion mode device. More importantly, the swapping from n-to p-type conduction is reversible, as demonstrated in Figure 5 (b), where the opposite trend from p-to n-type conduction is measured for the decreasing pressure. In particular, the 10 -6 Torr vacuum after about 10 hours resets the device close to its initial n-type state. Remarkably, Figure 5 (c) shows that lowering the pressure reduces the hysteresis, both on the n-and p-branches. This effect, which is likely due to the gradual desorption of the adsorbates, provide a viable approach to the hysteresis control. In particular, it can be noted that a pressure below 10 -4 Torr is as effective in reducing the hysteresis as is a pressure approaching the atmospheric one in increasing it.
The electron and hole mobilities, obtained from both pressure cycles, show a decreasing trend with increasing pressure (Figure 5(d) ), as reported also in graphene transistors. [76] Figure 5 (e)
shows a dependence of on the pressure. While the decreasing current with increasing pressure is easily understood as the effect of decreasing mobility caused by adsorbate-induced scattering, the crossover occurring around 10 -4 Torr and the subsequent smoother increasing current with increasing pressure is non-trivial. Such increase goes against the decreasing mobility and could be related to a slight variation of the material bandgap caused by the adsorbates. [77] A lower bandgap could results in increased carrier density mainly for the reduced ionization energy of the trap states which would increase their contribution to the free carrier density. The enhancing effect of the pressure on the conductance and the carrier concentration has been measured for few-layer MoS2 subjected to the high hydrostatic pressure, in the order of GPa, applied by means of diamond anvil cell. [78] A clear change of the transport properties of a single crystal PdSe2 from the semiconducting to the metal phase occurring without a structural phase transition under the application of a high pressure of 3 GPa has been observed. [41] Moreover, an enhanced conductivity and carrier density, associated to a reduction of mobility, similar to what we have measured, has been predicted by DFT calculations in multilayer WS2 subjected to high pressure, in the order of GPa, as the effect of band gap closure due to pressure-increased interlayer and sulphur-sulphur interaction. [79] The data of Figure 5 (d) and 5(e) suggest that an effect of the pressure on the transport properties of multi-layer PdSe2 is detectable at far lower pressures, although of not directly related to a mechanical deformation.
Inert gases are easier to handle and are suitable for pressure control. An experiment with the pressure controlled in pure nitrogen ambient, is reported in Figure 5 (f), showing that N2 (whose electronegativity is close to that of oxygen, 3.0 vs 3.5 eV) can control the n-to p-type conduction conversion similarly to air. Then, the ambipolar characteristics of few-layer PdSe2 can be strongly modulated by air or nitrogen. A similar behavior has been observed in transistors with few-layer black-phosphorus exposed to oxygen. [80, 81] We highlight that these distinct pressure-tunable characteristics of PdSe2 hold promises for the future development of new pressure modulated electronic devices and pressure sensors with ultra-wide dynamic range.
Conclusions
We have fabricated back-gate field effect transistors with exfoliated few-layer PdSe2 and studied their electric behavior under several environmental conditions and external stimuli. The device exhibits an ambipolar behavior that is strongly sensitive to electrical stress, electron irradiation and pressure. We examined the dramatic effect of electron irradiation on the hysteresis and its recovery process, which are correlated to the slow trap states in the PdSe2 and SiO2. We have demonstrated that the control of pressure in air or pure nitrogen environment is an effective knob to switch between n-and p-type conduction and reduce the hysteresis in the transfer characteristics. This study provides new understanding and experimental evidence of the behavior of few-layer PdSe2 as the channel of field effect transistors and shows the great potential of PdSe2 for the development of electronic logic devices and of pressure sensors with ultra-wide range.
Experimental session
The flakes were prepared from bulk PdSe2 single crystals using the standard mechanical exfoliation method by adhesive tape. The exfoliation is facilitated by the low interlayer binding energy of ~0.35 J/m 2 of PdSe2 (corresponding to ~ 62 meV/atom), which is smaller than that of graphite (0.37 J/m 2 ). [82] The flakes were transferred to degenerately doped p-type silicon substrates, covered with 300-nm-thick SiO2, on which they were localized and identified using optical microscopy. Standard electron-beam lithography followed by metal electron-beam evaporation were carried out to deposit 5 nm Ti/40 nm Au metal contacts. The schematic and a SEM top-view of the device here studied are shown in Figures 1(b) and its inset, respectively.
The AFM image of Figure 1 (c) reveals a thickness of 15 nm for the flake, which corresponds to about 25 layers (assuming a thickness of 0.6 nm for a single layer). [14] The chemical composition of the flake was measured by Hitachi S-3400 N II SEM energy dispersive X-ray spectroscopy (EDXS), and the Pd:Se atomic ratio is close to 1:2 ( Figure 1(d) ).
The crystalline phase of the PdSe2 flakes was characterized by the Bruker D8 Discover X-ray diffractometer with Cu Kα radiation (λ = 1.5406 Å) operating in Bragg-Brentano mode.
The diffraction pattern (Figure 1(e) ) of the sample confirms a layered PdSe2 single crystal as
shown by the presence of the characteristic peak at (002) that indicates a strong orientation along the c axis due to the layered crystal structure along the c axis (the unit cell is orthorhombic with space group Pbca). Moreover, the crystalline peak (023), detected in the XRD pattern, can be attributed to some exfoliated flakes not oriented respect to the plane substrate.
The Raman spectrum (Figure 1(f) The measured peaks are slightly shifted with respect to the four main modes of bulk PdSe2 (at 143, 206, 222 and 256 cm -1 ), confirming the few layer nature of the flake. [14, 26] The device electric measurements were carried out using a Keithley 4200 semiconductor analyzer in a two-terminal configuration. The samples were measured inside a SEM chamber (ZEISS, LEO 1530) at room temperature, in dark and, if not otherwise stated, with controlled pressure below 10 -6 Torr. Source and drain (C1-C2 or C2-C3 leads in Figure 1 (b)) were contacted with piezoelectric-driven tungsten probes while the sample holder electrically connected to the Si substrate by silver paint worked as the gate terminal.
Drain biases resulting in a current higher than 1 µA or | |> 50 V were avoided to prevent channel or gate dielectric damages.
Most of the measurement discussed in the paper were referred to the transistor formed between leads C1 and C2 (Figure 1(b) ) characterized by channel length L=2.0 µm and width W=4.75
µm; the similar transistor, formed by leads C2 and C3, gave comparable results and was used as confirmation.
